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ABSTRACT

A FAULT-TOLERANT CONTROL STRATEGY FOR THREE-LEVEL NEUTRAL-POINT
CLAMPED (NPC) INVERTER
by
Weijun Zhu

The University of Wisconsin-Milwaukee, 2019
Under the Supervision of Dr. Lingfeng Wang

When the open-circuit fault occurs on neutral-point clamped (NPC) inverters, it can cause the
distortion of output currents, excessively large fluctuation of output voltages, and unbalanced
neutral-point potential. Currently, several existing fault diagnosis methods are able to identify
the fault types, but they are unable to identify the switching devices where the open-circuit
faults occur. Furthermore, even if the open-circuit faults can be identified, the implications
caused by open-circuit faults need to be further addressed. This thesis is focused on diagnosing
the open-circuit faults and mitigating the problems caused by these faults.

An effective fault diagnosis method is proposed in his study to identify the switching devices
where the open-circuit faults occur. The characteristics of different distorted currents are firstly
analyzed. By normalizing the sampling currents, calculating the average currents and
comparing them with thresholds, different faulty switching devices can all be identified. To
address the issues caused by these faults, a fault-tolerant control strategy is proposed. By
replacing the impossible space vectors caused by these faults with other vectors which can
generate the same output voltages, the problems of distortion of output currents and excessively
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large fluctuation of output voltages can be solved. But the excessively large difference of
neutral-point potential still exists.

To address the above issue, a model predictive control strategy is proposed to solve the problem
of excessively large difference of neutral-point potential. A cost function is built to track the
reference vector and suppress the difference of neutral-point potential. The Lagrange function
is used to solve the action times of different space vectors. Furthermore, it is shown that when
the neutral-point potential is initially unbalanced, the developed strategy is still able to make
the potential balanced and greatly reduce its fluctuation.
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Chapter 1 Introduction
1.1Research Background
Nowadays, because of energy shortages and environmental crises, human’s demanding for
sustainable and clean energy has promoted the development of renewable energy [1]. Solar
cells, wind power as major renewable energy are widely used in power generation systems [23]. These renewable energy systems have brought about tremendous changes to the
infrastructure of the power grid shown in Fig. 1-1.

On the generation side, power converters can work as the interaction between power generation
and grid; for power transmission and distribution, converters work as the key part of HVDC
power transmission and Flexible AC Transmission Systems; for power consumption, power
converters can work as driving device of conveyer belts, compressors, motors, and so on. Thus,
there is a high need to study converters.

Smart grid

Fig. 1- 1 Infrastructure of smart grid
1

Multilevel inverters are widely applied in medium voltage applications because of their low
output harmonic contents and high breakdown voltages. Also, they are attractive in low-voltage
applications due to smaller dv/dt, smaller switching loss than two-level inverters [4-6].

Three-level inverter outputs phase voltages with three states and line-line voltages with five
states as shown in Fig. 1-2. Because of the increasing levels, its total harmonic distortion (THD)

Voltage(100V/div)

decreases. Thus, it has smaller output filter size and can operate at low-voltage stress.

Time(0.01s/div)
Fig. 1- 2 Phase voltage

2

Voltage(200V/div)

Time(0.02s/div)
Fig. 1- 3 line-line voltage

1.2 Multi-Level Topologies
In general, multi-level inverter has four kinds of topologies, including Flying-Capacitor (FC)
inverter, Neutral-Point Clamped (NPC) inverter, cascaded multilevel inverter and hybrid
inverter.

1.2.1 NPC Inverter and FC Inverter
NPC inverter and FC inverter have similar characteristics. For NPC inverter, it has three kinds
of topologies, including active inverter, diode clamped inverter and T-type inverter, shown in
Fig. 1-4. A.Nabae proposed three-level diode clamped inverter in 1980 [7]. The two diodes can
be replaced by two active switching tubes and then called active inverter shown in Fig. 1-4(b).
The neutral point and output also can be connected by two switching tubes shown in Fig. 14(c) and named T-type inverter [8-10]. This topology has fewer switching devices and is easily
controlled.

FC inverter has some similar characteristics with diode clamped inverter, such as: topology,
3

control strategy and so on. And it can output voltages with three level through the parallel
capacitor, shown in Fig. 1-4(d).

Even though T-type inverter reduces its switching devices, it increases its voltage stress twice
as much as that of active inverter. When T-type inverter and diode clamped inverter work, the
unbalanced capacitor voltages can increase harmonic distortion of the output currents. Even
though FC inverter doesn’t have such problem, it also needs additional strategies to make the
voltage of the flying capacitor half of that on the DC side.

Fig. 1-5 shows that two-level active inverter is developed into five-level active inverter. The
law of this kind of inverter is generally that 2(𝑘 − 1) switching tubes and (𝑘 − 1)(𝑘 − 2)
diodes are needed to generate 𝑘 levels. It is obvious that the more the levels, the more switching
devices needed and the more complicated the system. Thus, the problem of unbalanced loss is
more serious.

A

O

(a)

A

O

O

(b)

A

A

(c)

(d)

Fig. 1- 4 Inverter topologies: (a) diode clamped inverter; (b) active neutral-point clamped
inverter; (c) T-type inverter; (d) flying-capacitor inverter
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Fig. 1- 5 Phase leg of five-level active neutral-point clamped inverter

1.2.2 Cascade Multilevel Inverter
Cascade Multilevel Inverter is also widely used. The basic unit of single-phase cascaded
multilevel inverter is a two-level inverter. And with number of basic units increasing, the
number of output levels also increases. So cascaded multilevel inverter is very suitable for high
voltage and high power applications [11].

Fig. 1-6 shows the Cascaded H-Bridge (CHB) multi-level inverter. Each phase has N units and
can generate 2N+1 levels [12]. Fig. 1-6(b) shows asymmetric cascaded inverter whose legs
have different DC voltages. If it has N units, it can generate 2N+1-1 levels. But because of these
different parallel voltages, different switching devices have different voltage stress. Fig. 1-6(c)
shows the modular multilevel with two legs on each phase and it can generate 2𝑁 − 1 levels.

5

Vdc

4Vdc

A

Vdc

2Vdc

Vdc

Vdc

(a)

(b)

(c)

Fig. 1- 6 Cascaded multilevel inverter: (a) cascaded H-Bridge inverter; (b) asymmetric
cascaded inverter; (c) Modular multilevel inverter

1.2.3 Hybrid Inverter
Hybrid inverter is designed by combining inverter topologies mentioned above. Fig. 1-7(a)
shows the topology combined by NPC topology and CHB topology. The power for NPC part
is supplied by DC source and the power for CHB part is supplied by the capacitor. The more
CHB units, the more levels generated. Because of the NPC units, the problem of unbalanced
neutral-point potential also exists.

Fig. 1-7(b) shows cascaded NPC-H bridge inverter. Each NPC unit in the topology can generate
five levels. The inverter can generate much more levels with very small amounts of basic units
[13-14]. But it also has the problem of unbalanced neutral-point potential because it has NPC
units.

Fig. 1-7(c) shows the hybrid topology combined by ANPC topology and FC topology [15].
This inverter has the advantages of less complicated topology structure and amounts of
switching devices. It can generate 5 levels with 12 switching tubes and 3 capacitors needed.
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However, for this topology, the loss and voltage stress are extremely unbalanced.

A
O

O

A

A

(a)

(b)

(c)

Fig. 1- 7 Hybrid inverter: (a) NPC+CHB; (b) cascaded NPC; (c) ANPC+FC

1.3 Control Strategy
The control strategies play an important role in determining the performance of inverters. Here
show the main control strategies, including space vector pulse width modulation, fault tolerant
control strategy and model prediction control strategy.

1.3.1 Space Vector Pulse Width Modulation (SVPWM)
SVPWM is widely used among multilevel inverters as it can decrease its total harmonic
distortion [16-27]. For three-level inverter, it has 27 voltage space vectors shown in Fig. 1-8(a).
Fig. (c) and (b) show the voltage space vector distribution of five-level inverter and elevenlevel inverter respectively. The switching states are three times of the voltage levels. The higher
levels cause the difficulty in calculating the action times of those voltage space vectors. But
the space vector control strategy is very suitable to three-level inverter because of its simple
7

topology structure and small amounts of vectors.

II

NPN

III

OPN

OPO
NON

NPO

PPN

PPO
OON

OPP
NOO

NPP

POO
ONN

OOP
NNO

NOP
IV

NNP

PON

POP
ONO

ONP

PNO

I

PNN

VI

PNP

V

(a)

(b)

(c)

Fig. 1- 8 Space vector hexagon for multilevel: (a) three-level; (b) five-level; (c) eleven-level

1.3.2 Fault Diagnosis
The open-circuit fault can cause serious damage to inverters as it can not only reduce
performance of inverters, but also lead to distortion of the output currents and unbalanced
neutral-point potential. So, it is important to study the fault diagnosis strategy.

A lot of scholars have proposed some fault diagnosis method, some of which detect whether
fault occurs by analyzing the output currents [28-32]. Because of the output current with
distortion when open-circuit fault occurs. These current methods include Park’s
transformation, average current and so on.

[33] applies current vector to do the fault detection and fault diagnosis. But for NPC inverter
which has two switching tubes and one diode on upper and lower leg respectively, it can just
identify faulty part, but can’t identify to which device the fault occurs.

[34] uses slope method to identify the faulty switch because different faulty switches have
different characteristics. But this method is only suitable to inverters in the power generation
side and cannot detect faults in the grid side.
8

In [35], current sensors are needed to detect the faulty switch, which is achieved by measuring
the currents and comparing them with normal currents.

1.3.3 Fault Tolerance
In [36], replacing switching states with others is applied to solve faulty states. When opencircuit fault occurs, one switching state and some voltage space vectors can’t be generated. But
when modulation ratio is small enough, some impossible small voltage space vectors can be
replaced by the others which can generate the same output voltages. But when modulation ratio
become larger and medium vectors are involved into vector composition, this method can’t
work because each sector has only one medium vector which generates certain voltage and
can’t be replaced by others.

In [37] [38] [39] [40], more switching devices are needed to replace the faulty device. If opencircuit fault occurs, the system can detect the faulty leg and make it isolated and replaced by
other leg. But all these methods need more switching devices.

1.4 Research Objective and Thesis Layout
This thesis clarifies research on three-level neutral-point clamped (NPC) inverter because of
its widely application and high cost-effective. Some methods are proposed to solve the
problems of three-level NPC inverter, which includes unbalanced neutral point potential, fault
diagnosis and fault tolerance control strategy. The chapters in this thesis are organized as
follows:

Chapter 1: Research background and objective are introduced. It is necessary to do research on
inverters because more and more renewable energy needs inverters to convert power. Some
multilevel inverter topologies and control strategies are also introduced.
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Chapter 2: The basic principle of NPC inverter is introduced, which can be the fundamental of
following chapters.

Chapter 3: The characteristics of output currents are detailedly analyzed, when each fault
occurs to the switch on phase A leg. Based on these characteristics, a method for detecting
faulty leg and diagnosing to which switching device the fault occurs is proposed. And it is
simulated for verification.

Chapter 4: A fault-tolerant control strategy is proposed and simulation is carried out to prove
the proposed method.

Chapter 5: A Model Prediction Control strategy is proposed to reduce the difference of neutralpoint potential. One more simulation proves that this method has better capability even though
the NPC inverter is in worse case.

10

Chapter 2 Principle of Three-Level Inverter
2.1 Basic Principle
This chapter introduces the common control strategy, SVPWM which is widely used among
multilevel inverters. The topology of three-level inverter is shown in Fig. 2-1.

idc
C1

+

Vc1
−

S a1

Sa 2

Dca1

Da1 S
b1
Da2

Db1 S

Dc1

c1

Dc2
Sb 2

Db2 Sc 2
Dcb1
Dcc1

ia

LA

ib

LB

RB

ic

LC

RC

RA

Vdc

Dca2

+

C2

Sa 4

Da4 Sb 4

Dc3

Vc 2
−

O

Sa 3

Dcb2
Dcc1
Da3 S
b3
Db3 Sc 3

N

Db4 S

Dc4

c4

Fig. 2- 1 topology of three-level neutral-point clamped inverter

Table 2-1 shows the three working models of three-level NPC inverter.

Table 2- 1 Working models
Model

Sk1

Sk2

Sk3

Sk4

Output
voltage

Switching
state

1

1

1

0

0

Vdc/2

P

2

0

1

1

0

0

O

3

0

0

1

1

-Vdc/2

N

Where, k can replace a, b and c; Sk1, Sk2, Sk3 and Sk4 mean switching states of each switching
tubes; 1 means turn-on, 0 means turn-off.

Each phase voltage can be expressed by 𝑆𝑎 , 𝑆𝑏 and 𝑆𝑐 , shown as follows
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𝑉𝑎 =
𝑉𝑏 =
{ 𝑉𝑐 =

𝑉𝑑𝑐

𝑆
2 𝑎
𝑉𝑑𝑐
𝑆
2 𝑏

𝑉𝑑𝑐
2

(2-1)

𝑆𝑐

1
Where 𝑆𝑘 = { 0 , k=a, b or c.
−1

Voltage space vector can be defined as:

2

V = 3 (𝑉𝑎 + 𝑤𝑉𝑏 + 𝑤 2 𝑉𝑐 )

Where w = 𝑒

𝑗2𝜋
3

1

(2-2)

3

= − 2 + 𝑗√2, which means that the phase is delayed by 180°.

Because Sa has three states, there are 27 states totally for Sa, Sb and Sc. The distribution of space
vectors is shown in Fig. 2-2. Table2-2 only shows 6 switching states.

Table 2- 2 Switching states
Sa

Sb

Sc

V

-1

-1

-1

0

-1

-1

0

1
𝑉 𝑒 −𝑗120°
3 𝑑𝑐

-1

-1

1

2
𝑉 𝑒 −𝑗120°
3 𝑑𝑐

-1

0

-1

1
𝑉 𝑒 −𝑗120°
3 𝑑𝑐

-1

0

0

1
𝑉𝑑𝑐 𝑒 −𝑗180°
3

-1

0

1

√3
𝑉 𝑒 −𝑗150°
3 𝑑𝑐
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3
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NOP

PON

PNO

PNN

VI

PNP

V

Fig. 2- 2 Distribution of space vectors

2.2 Switching Sequence
Switching order of the three-level NPC inverter often maintains two steps:

1) In order to avoid the straight-through (four switches connected in series are turned on or off
at the same time), the switching state of the same bridge arm does not allow the P state to
directly switch to the N state.

2) In order to reduce the switching frequency and switching losses of the NPC inverter, the
three-phase bridge arm only allows the state of one phase bridge arm to be converted when the
switching state is switched. For example, the state [PON] cannot be directly converted to the
state [PPO], but can be switched to the state [POP].

Table 2-3 shows the switching sequence in sector 1.
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Table 2- 3 Switching sequence of sector 1
Interval

Switching sequence

1

POO, OOO, OON, ONN, OON, OOO, POO

2

POO, PON, OON, ONN, OON, PON, POO

3

POO, PON, PNN, ONN, PNN, PON, POO

4

PPO, PPN, PON, OON, PON, PPN, PPO

2.3 Simulation
In order to verify the correctness and effectiveness of SVPWM, the simulation model of the
NPC three-level inverter with a RL load is carried out on Matlab/Simulink. The simulation
specifications are shown in Table 2-4.

Table 2- 4 Simulation specifications
Vdc

80V

Capacitor C1, C2

2000𝜇𝐹

Inductors LA, LB, LC

4mH

Resistor RA, RB, RC

10𝛺

Sampling frequency

10kHz

Fig. 2-2(a) and (b) shows the simulation results of phase voltages and currents. There are three
levels in the phase voltage waveforms and no distortion in currents waveforms.

Fig (c) shows the total harmonic distortion is 0.84%.
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ib

ic

Current(1A/div)

ia

Time(0.01s/div)
(a)

Vb Vc

Voltage(10V/div)

Va

Time(0.01s/div)
(b)
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(c)
Fig. 2- 3 Simulation for three-level NPC inverter: (a) phase currents; (b) phase voltages; (c)
total harmonic distortion

2.4 Conclusion
In this chapter, the basic principle of three-level NPC inverter is introduced. The following
chapter will clarify some algorithms which are based on the principle.
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Chapter 3 Fault Diagnosis
3.1 Introduction
When open-circuit faults occur to three-level NPC inverter, the output current waveform
becomes distorted and the performance of inverter is considerably reduced. Thus, it needs to
detect and identify these faults for further process. This chapter introduces a method to
diagnose these faults.

3.2 Diagnosis Principle
In this section, the characteristics of two different kinds of open-circuit faults in phase A are
analyzed. One is that fault occurs to one of the switching tubes (type 1) and another is that fault
occurs to one of clamping diodes (type 2).

3.2.1 Type 1 Fault
1) Open-Circuit Fault in Sa1: To generate switching state [P], Sa1 and Sa2 should be turned on.
And positive currents will pass through these switching devices. While, when Sa1 fault occurs,
another current path is formed, from Dca1 and Sa2. As the output current decreases to 0, these
switches are reversed-biased, shown in Fig. 3-1(a). When the current decreases to 0, When Sal
fault occurs, the switching state [P] can’t work as normal.

2) Open-Circuit Fault in Sa2: To generate switching state [O], Sa2 and Dca2 should be turned on.
And positive currents will pass through these switching devices. In case of switching state [P],
Sa1 and Sa2 should be turned on. And positive currents will pass through these switching
devices. While, when Sa2 fault occurs, another current path is formed, from Da3 and Da4. As the
output current decreases to 0, these switches are reversed-biased due to the positive voltage,
shown in Fig. 3-1(b).
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3) Open-Circuit Fault in Sa3: To generate switching state [O], Sa3 and Dca2 will be turned on.
And the current path is formed. To generate switching state [N], Sa3 and Sa4 will be turned on.
And the current path is formed. While, when Sa3 fault occurs, another current path is formed,
from Da1 to Da2. As the output current decreases to zero, the two switches are reverse-biased,
shown in Fig. 3-1(c).

4) Open-Circuit Fault in Sa4: To generate switching state [N], Sa3 and Sa4 should be turned on.
And the current path is formed. While, when Sa4 fault occurs, another current path is formed,
from Dca2 to Sa3. As the output current decreases to zero, Dca2 is reverse-biased, shown in Fig.

Voltage(10V/div)

Current(1A/div)

3-1(d).

ib ic
ia

Va

Time(0.05s/div)
(a)
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Voltage(10V/div)

Current(1A/div)
Voltage(10V/div)

Current(1A/div)

ib ic

ia
Va

Time(0.05s/div)
(b)

ia
i b ic

Va

Time(0.05s/div)

(c)

19

Current(1A/div)

ib ic

Voltage(10V/div)

ia

Va

Time(0.05s/div)
(d)
Fig. 3- 1 Output phase currents and voltage for faults (a) Sa1 fault; (b) Sa2 fault; (c) Sa3 fault;
(4) Sa4 fault

3.2.2 Type 2 Fault
1) Open-Circuit Fault in Dca1: When the inverter is in normal case, to generate the switching
state [O], the current path is formed, from Dca1 to Sa2. When the fault occurs, another current is
formed, from Da3 to Da4. The overall analysis is almost the same with type-A fault. The output
currents and voltage waveforms are shown in Fig. 3-2(a).

2) Open-Circuit Fault in Dca2: When the inverter is in normal case, to generate the switching
state [O], the current path is formed, from Dca2 to Sa3. When the fault occurs, another path is
formed, from Da1 to Da2. The output currents and voltage waveforms are shown in Fig. 3-2(b).
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Voltage(10V/div)

Current(1A/div)

ib ic

ia

Va

Time(0.05s/div)

Voltage(10V/div)

Current(1A/div)

(a)

ia

ib ic

Va

(b)
Fig. 3- 2 Output phase currents and voltage for faults: (a) Dca1 fault; (b) Dca2 fault
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3.3 Open-circuit Fault Detection Method
3.3.1 Identification of Faulty Leg
Iax

Iax_ave(-)

Iax_ave(+)

Iax_(all)

Fig. 3- 3 Definition of variables for the fault detection

The average value of positive current of each phase is defined by Ix_ave(+). Similarly, the
average value of negative current is defined by Ix_ave(-). Thus, each phase has two current
values. In this thesis, the two variables are used to judge the faulty leg.

Phase A is taken as an example. In normal case, because no faults occur and the current
waveforms are not distorted, Iax_ave(+)=Iax_ave(-) or Iax_ave(+)-Iax_ave(-)=0. When fault
occurs to Sa1, Iax_ave(all)=Iax_ave(+)+Iax_ave(-) has a negative value, shown in Fig. 3-1(a).
And 𝐼𝑎𝑥𝑎𝑣𝑒 (𝑎𝑙𝑙) = −(𝐼𝑏𝑥𝑎𝑣𝑒 (𝑎𝑙𝑙) + 𝐼𝑐𝑥𝑎𝑣𝑒 (𝑎𝑙𝑙)) < 0. Thus, it can be used to judge the faulty
leg by calculating average values of these currents. When open-circuit fault occurs in other
phases, it can be judged by the similar way.

3.3.2 Classification of the Fault Type
Phase A is taken as an example. A method to identify faulty switch is proposed according to
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the characteristics of currents in the thesis.

As the magnitude of currents change when the load changes. It is necessary to normalize the
current for classification. The phase currents can be normalized as follows:

Imax=max{Ia[1], Ia[2], …Ia[n], Ib[1],…Ib[n],…Ic[1], Ic[2],…Ic[n]}

(3-1)

Where, Ia[n] is the sampling current of phase A in the Nth sampling cycle, Ib[n] is the sampling
current of phase B in Nth sampling cycle, Ic[n] is the sampling current of phase C in Nth
sampling cycle; Imax is the maximum sample value.

Once Imax is identified, Ia’[1]=Ia[1]/Imax, Ia’[2]=Ia[2]/Imax,….

In

normal

case,

no

faults

occur,

Ia’[1]+…+Ia’[n]=0,

Ib’[1]+…+Ib’[n]=0,

Ic’[1]+…+Ic’[n]=0. But, when faults occurs in phase A, Ia’[1]+…+Ia’[n]≠0 because of the
distorted waveforms. Especially, when fault occurs to Sa1, Ia’[1]+Ia’[2]+…+Ia’[k]<│
Ia’[k+1]+…+Ia’[n] │.

Where, 1…k, mean sample value of upper part of current; k+1,…,n, mean sample value of
lower part of current.

Iax_ave(+)=(Ia’[1]+…Ia’[k])/k

(3-2)

Iax_ave(-)=(Ia’[k+1]+…+Ia’[n])/k

(3-3)

As is shown in Fig. 3-1 and 3-2, when the fault occurs to Sa1, Sa2 or Dca1, the magnitude of
Iax_ave(+) is smaller than that of Iax_ave(-). When the fault occurs to Sa3, Sa4 or Dca2, the
magnitude of Iax_ave(-) is smaller. Therefore, comparing the magnitude of Iax_ave(+) and
Iax_ave(-) can identify if the fault is in the upper part(Sa1, Sa2 or Dca1) or lower part(Sa3, Sa4 or
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Dca2).

Because the fault occurring in upper part has similar characteristics with that in lower part.
Faults in upper part are mainly analyzed. According to the characteristic of distortion,

Iax_ave3(+)>Iax_ave1(+)>Iax_ave2(+)

(3-4)

Where Iax_ave1(+), Iax_ave2(+) and Iax_ave3(+) represent average value of upper distorted
current for Sa1 fault, Sa2 fault and Dca1 fault respectively.

To judge these three faults, two thresholds are applied as follows:

Iax_ave3(+)>Ithreshold1>Iax_ave1(+)>Ithreshold2>Iax_ave2(+)

(3-5)

If the fault is in lower part, it can be identified by similar way. To better illustrate the algorithm,
the flow chart is shown in Fig. 3-4.
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Start

Calculation of average
values of phase currents,
Ix_ave(all),Ix_ave(-),
Ix_ave(+)

find the maximum
Ix_ave(all) to identify the
faulty leg

Y

N

Ix_ave(+)<Ix_ave(-)

Y

Ix_ave(+)>Ithr1&&
Ix_ave(-)<-Ithr1

Dca1 fault
Fault
tolerant
control

Sa1 fault

Dca2 fault

N

N

Y

Y

Ix_ave(+)>Ithr1&&
Ix_ave(-)<-Ithr1

N
Ix_ave(+)>Ithr2

N

Ix_ave(-)>-Ithr2

Y

Sa2 fault

Sa3 fault

Fault
tolerant
control

Sa4 fault

Fig. 3- 4 Flow chart of proposed fault detection

3.4 Simulation
Since there are four switching tubes and two clamping diodes on each phase leg, it has 18 faults
totally. This thesis uses numbers from 1 to 18 to represent these faults and #0 to represent
normal case as shown in table 3-1.
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Table 3- 1 Fault numbers
Switch #

Fault #

Switch #

1

Sa1

10

Dcb2

2

Sa2

11

Sb3

3

Dca1

12

Sb4

4

Dca2

13

Sc1

5

Sa3

14

Sc2

6

Sa4

15

Dcc1

7

Sb1

16

Dcc2

8

Sb2

17

Sc3

9

Dcb1

18

Sa4

Number

Fault #

Time(0.05s/div)
(a)
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Number

Time(0.05s/div)
(b)
Fig. 3- 5 Simulation for fault diagno: (a) Sa2 fault; (b) Dcc1fault

Fig 3-5(a) shows simulation when the fault occurs to Sa2 and its value is 2. Fig. 3-5(b) shows
simulation when the fault occurs to Dcc1. The two simulations can show that the algorithm
proposed in this thesis is capable of detecting the open-circuit faults and identifying to which
switching device the open-circuit fault occurs.

3.5 Conclusion
A fault diagnosis algorithm is proposed in this chapter. And simulation can verify the
effectiveness of this method. Even if this method can accurately identify the faulty switching
device, it may need more methods to handle this open-circuit fault and output normal currents.
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Chapter 4 Fault-Tolerant Control Strategy
4.1 Introduction
In engineering cases, even though the faulty switches can be identified, it still needs some time
to handle these cases. Thus, it is necessary for fault tolerant control strategy to work before
faulty switches are replaced.

4.2 Analysis of Open-Circuit Fault
1）Open-circuit fault Sa1: If the open-circuit fault occurs to switch Sa1, space vectors containing
switching state [P] can’t be generated, such as: [PPO], [PON] and so on. But other switching
states [O] and [N] in leg A can be generated normally.

2) Open-circuit fault Sa2: If the open-circuit fault occurs to switch Sa2, space vectors containing
switching state [P] and [O] can’t be generated, such as: [PPO], [OPN] and so on.While other
switching state [N] in leg A can work normally.

3) Open-circuit fault Dca1: If the open-circuit fault occurs to switch Dca1, space vectors
containing switching state [O] can’t be generated, such as: [ONN], [OPN] and so on. While
other switching state [P] and [N] in leg A can be generated normally.

when the fault occurs to other switching devices, the impossible space vectors can be analyzed
by the same way.

4.3 Control Strategy
4.3.1 Fault Occurs to switching tubes
If the open-circuit fault occurs to switching tubes (Sa1, Sa2, Sa3 or Sa4), the output phase currents
are distorted and neutral-point potential is unbalanced as mentioned in Chapter 3. This is
because the switching states [P] or [N] is impossibly generated. Thus, it is necessary to reduce
modulation ratio to generate currents without distortion.
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Sa1 for example, the switching state [P] cannot be generated. But some voltage vectors
containing [P] can be replaced by others, which is that [PPO] can be replaced by [OON]. To
replace the switching state [P] with [N], the modulation ratio must be small enough from 0 to
0.5 shown in the shaded area in Fig. 4-1.

Ⅱ
ⅠⅡ

Ⅰ

Ⅳ

ⅤⅠ
Ⅴ

Fig. 4- 1 Simplified distribution of space vectors

Fig. 4-2(a) shows switching sequence when the reference vector is in sector Ⅱ of shaded area.
Since Sa1 fault occurs and the switching state [P] can’t work, it should be replaced by the
switching state [N] which has the same magnitude as the switching state [P]. It can be easily
achieved by adding or subtracting a certain time to the action time of other voltage space
vectors，which is shown in Fig. 4-2(b). After Ta, Tb and Tc are changed, [PPO] is replaced by
[OON] because they have the same line-to-line output voltage.

OON

OOO

OPO

PPO

OPO

OOO

OON

OON

Ta

OOO

OPO

OPO

Ta

A
Tb

Tb

B

C

Tc

Tc

TS

TS
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OOO

OON

Fig. 4- 2 Switching sequence for fault-tolerant control in Sector Ⅱ: (a) before rearrangement;
(b) after rearrangement.

Tlow=Ts/2-Ta

(4-1)

Ta’=Tlow+Ta

(4-2)

Tb’=Tb+Tlow

(4-3)

Tc’=Tc- Tlow

ONO

OOO

POO

POP

POO

OOO

(4-4)

ONO

ONO

Ta

OOO

POO

POO

OOO

ONO

Ta

A

Tb

Tb

B

Tc

Tc

C
TS
(a)

TS
(b)

ONN

ONO

OOO

OOO

ONO

ONN

Ta

A

B

Tb

C

Tc

TS
(c)

Fig. 4- 3 Switching sequence for proposed method in sector Ⅵ: (a) under normal condition; (b)
after rearrangement; (c) final rearrangement.

30

When the reference voltage vector is in sector Ⅵ of shaded area, [PPO] should be replaced by
[OON] because of Sa1 fault, after Tlow is taken to the action time of these voltage vectors as
shown in Fig. 4-3(b). Besides, [POO] also needs to be replaced by [ONN]. The final rearranged
switching sequence is shown in Fig. 4-3(c).

Tlow=Ts/2-Tc

(4-5)

Ta’=Ta+Tlow

(4-6)

Tb’=Tb-2Tlow

(4-7)

Tc’=Tc+Tlow

(4-8)

Tlow’=Ts/2-Ta’

(4-9)

Ta’’=Ta’+Tlow

(4-10)

Tb’’=Tb’-2Tlow

(4-11)

Tc’’=Tc’+Tlow

(4-12)

The switching state [P] is replaced by [N], which can cause unbalanced neutral-point potential.
To avoid unbalanced neutral-point potential, the switching state [N] should be replaced by [P]
when the refence vector is in the opposite sector. In case of Sa1 fault, the switching state [P] in
the sectors 1, 2 and 6, is replaced by [N]. Therefore, the switching state [N] in the opposite
sector 3, 4 and 5 should be replaced by [P].

The final rearranged switching sequence is [OPP]-[OOP]-[OOO]-[OOP]-[OPP] in the sectors
4.

4.3.2 Fault Occurs to Clamping Diodes
If the open-circuit fault occurs to clamping diodes (Dca1, Dca2), the switching state [O] can’t be
generated.
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PPO

PON

POO

POO

PON

PPO

PON

POO

PPO

Ta=0
A

B

C

POO

PON

Ta =0

A

Tb

B

Tb

PPO

Tc

Tc

C
TS

TS

(a)

(b)

Fig. 4- 4 Switching sequence for proposed method in sector Ⅰ (shaded area): (a)rearrangement;
(b) final rearrangement.

Ⅱ
ⅠⅡ

Ⅰ

Ⅳ

ⅤⅠ
Ⅴ

Fig. 4- 5 Simplified distribution of space vectors

1）High modulation ratio：If the reference voltage vector is in the shaded area shown in Fig.
4-5, it is impossible to generate the switching state [O] because of Dca1 fault. For example, the
switching sequence should be rearranged as shown in Fig. 4-4(b), after [OON] and [ONN] are
replaced by [PPO] and [POO] respectively as shown in Fig. 4-4(a).

Ta’=0

(4-13)

Tb’= Tb/2

(4-14)

Tc’=TS-Tb+Tc

(4-15)

b) Low modulation ratio: Dca1 fault for example, it is impossible to generate voltage vectors
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containing the switching state [O]. To avoid distortion of output voltage and current, when
[OOO] is replaced by [PPP]. In the opposite area, [OOO] should be replaced by [NNN].

Fig. 4-6(a) shows the switching sequence under normal case. When Dca1 fault occurs, [OOO],
[ONN]and [OON] should be replaced by [PPP], [POO] and [PPO] separately. The rearranged
switching sequence is shown in Fig. 4-6(b). The turn-on times are redefined as follows

ONN

OON

OOO

POO

OOO

OON

Ta’’=TS/2

(4-16)

Tb’= (TS -Tb)/2

(4-17)

Tc’’=(TS -Tc)/2

(4-18)

ONN

OON

Ta

OOO

POO

POO

OOO

OON

Ta

A
Tb

Tb

B

Tc

Tc

C
TS
(a)

TS
(b)

POO

PPO

PPP

PPP

PPO

POO

Ta

A
Tb

B
Tc

C
TS
(c)

Fig. 4- 6 Switching sequence for proposed method (low modulation ratio) in sector Ⅰ: (a) under
normal condition; (b) after rearrangement; (c) final rearrangement.
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4.4 Simulation
Simulation has been carried out to verify the effectiveness of the proposed fault tolerance
control strategy. The specifications used for the simulation are shown in Table 4-1:

Table 4- 1 Simulation specifications
Vdc

60V

Capacitor C1, C2

470𝜇𝐹

Inductors LA, LB, LC

6mH

Resistor RA, RB, RC

10𝛺

Sampling frequency

10kHz

Voltage(2V/div)

Vc1

Vc2

Time(0.01s/div)
(a)

34

Vc

Voltage(10V/div)

Vb

Time(0.01s/div)
(b)

ib

ic

Current(0.5A/div)

ia

Time(0.01s/div)
(c)
Fig. 4- 7 Simulation for proposed fault tolerant control: (a) neutral-point potential; (b) phase
voltages; (c) phase currents.

35

Voltage(10V/div)

Vc1

Vc2

Time(0.01s/div)
(a)

ib

ic

Current(1A/div)

ia

Time(0.01s/div)
(b)
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Voltage(10V/div)

Vb

Vc

Va

Time(0.01s/div)
(c)
Fig. 4- 8 Simulation for no fault tolerant control strategy: (a) neutral-point potential; (b) phase
currents; (c) phase voltages

It can be seen from the Fig. 4-7(c) and 4-8(b) that the output currents of tolerance control
strategy have better performance and less distortion, compared with that of no control strategy.
From Fig. 4-8(a), it can be seen that the differences between two capacitor voltages become
larger even though they keep balanced state at the beginning. The neutral-point potential in Fig.
4-7(a) has better performance and its fluctuation keeps between 24V and 36 V. And it also can
be seen that the output phase voltages are smoother compared with that of no fault tolerance
strategy shown in Fig. 4-7(b) and 4-8(c). It is caused by the large difference of the neutral-point
potential. In other words, if the neutral-point potential keeps balanced state, the output phase
voltages are smooth and output currents are less distorted.

It can be concluded that with the fault tolerance control strategy, the three-level NPC inverter
has better performance when open-circuit fault occurs.

37

4.5 Conclusion
This chapter introduces the principle of the proposed fault tolerance control strategy and
simulation is used to verify the effectiveness of this strategy. However, the simulation also
shows that though this strategy can improve the performance when the open-circuit fault occurs,
the differences between the two capacitor voltages still exists. In other words, this strategy just
reduces the effect of the open-circuit fault. Thus, it is necessary to propose more effective
method to greatly reduce the difference of two capacitor voltages and further improve the
performance of the inverter.
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Chapter 5 Model Prediction Control Strategy
5.1 Introduction
Though the difference of the two DC capacitor voltages in chapter 4 is very small, it still affects
the output currents and phase voltages. Thus, this chapter introduce Model Prediction Control
(MPC) strategy to solve this problem.

5.2 Principle
The topology of three-level inverter is shown in Fig. 2-1. To better express the unbalanced
voltage between the two capacitors, two variables are defined as:

𝑆 (𝑆 +1)

𝑆𝑘ℎ = 𝑘 2𝑘
{
𝑆 (1−𝑆 )
𝑆𝑘𝑙 = 𝑘 2 𝑘

(5-1)

1
Where, 𝑆𝑘 = { 0 , k=a, b, or c.
−1

According to Kirchhoff's current law,

𝑑𝑉

𝐶1 𝑑𝑡𝑐1 = 𝑖𝑑𝑐 − (𝑆𝑎ℎ 𝑖𝑎 + 𝑆𝑏ℎ 𝑖𝑏 + 𝑆𝑐ℎ 𝑖𝑐 )
{ 𝑑𝑉𝑐2
𝐶2 𝑑𝑡 = 𝑖𝑑𝑐 − (𝑆𝑎𝑙 𝑖𝑎 + 𝑆𝑏𝑙 𝑖𝑏 + 𝑆𝑐𝑙 𝑖𝑐 )

(5-2)

Where, 𝐶1 = 𝐶2 = 𝐶; idc, ia, ib, ic are shown in Fig. 2-1.

In discrete system, dx/dt can be expressed by:

𝑑𝑥
𝑑𝑡

≈
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𝑥(𝑘+1)−𝑥(𝑘)
𝑇𝑠

(5-3)

Where x(k+1) is the k+1th sampling value, x(k) is kth sampling value.

Then, equation 5-2 can be expressed by:

𝑇

𝑉𝑐1 (𝑘 + 1) − 𝑉𝑐1 (𝑘) = 𝐶𝑠 (𝑖𝑑𝑐 − 𝑗ℎ )
{
𝑇
𝑉𝑐2 (𝑘 + 1) − 𝑉𝑐2 (𝑘) = 𝐶𝑠 (𝑖𝑑𝑐 − 𝑗𝑙 )

(5-3)

𝑗ℎ = 𝑆𝑎ℎ 𝑖𝑎 + 𝑆𝑏ℎ 𝑖𝑏 + 𝑆𝑐ℎ 𝑖𝑐
𝑗ℎ = 𝑆𝑎ℎ 𝑖𝑎 + 𝑆𝑏ℎ 𝑖𝑏 + 𝑆𝑐ℎ 𝑖𝑐

(5-4)

{

Equation 5-3 can be simplified by

∆V(k + 1) = ∆V(k) −

𝑇𝑆
𝐶

(𝑗ℎ − 𝑗𝑙 )

(5-5)

Where ∆V = 𝑉𝐶1 − 𝑉𝐶2.

When faults occur, only three space vectors work in one cycle. Thus, the difference of capacitor
voltages can be expressed by:

𝑡

∆V(k + 1) = ∆V(k) − ∑3𝑖=1 𝐶𝑖 (𝑗ℎ_𝑖 − 𝑗𝑙_𝑖 )

(5-6)

Where 𝑗ℎ_𝑖 and 𝑗𝑙_𝑖 are the ith switching states of 𝑗ℎ and 𝑗𝑙 separately.

In this thesis, a cost function is proposed to track the reference voltage and keep neutral-point
potential balanced. The cost function is expressed by:

2

g = 𝜆1 {[𝑉𝛼𝑟𝑒𝑓 (𝑘 + 1)𝑇𝑆 − (𝑉1𝛼 𝑡1 + 𝑉2𝛼 𝑡2 + 𝑉3𝛼 𝑡3 )] + [𝑉𝛽𝑟𝑒𝑓 (𝑘 + 1)𝑇𝑆 − (𝑉1𝛽 𝑡1 + 𝑉2𝛽 𝑡2 +
2

𝑉3𝛽 𝑡3 )] } + 𝜆2 (Δ𝑉(𝑘 + 1))
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2

(5-7)

Where, 𝑉𝛼𝑟𝑒𝑓 and 𝑉𝛽𝑟𝑒𝑓 are the horizontal axis components and the vertical axis components of
𝑉𝛼 and 𝑉𝛽 separately in the two-phase stationary coordinate system; λ1 and λ2 are the weigh
factor; 𝑉1𝛼 , 𝑉1𝛽 , 𝑉2𝛼 , 𝑉2𝛽 , 𝑉3𝛼 and 𝑉3𝛽 are the horizontal axis components and the vertical axis
components of 𝑉1, 𝑉2 and 𝑉3 separately which are selected according to nearest three vector
principle. For example, when Sa1 fault occurs, and modulation is small, and the reference
vector is in sector 1, 𝑉1, 𝑉2and 𝑉3 are [OON], [OOO] and [ONN] respectively, based on the
analysis of chapter 4,

5.3 Optimization of Cost Function
To solve the action times of space vectors, Lagrange equation is applied.

Because the cost function is related to t1, t2 and t3, equation 5-7 can be simplified by

{

min 𝑔(𝑡1 , 𝑡2 , 𝑡3 )
𝑠. 𝑡. 2𝑡1 + 2𝑡2 + 𝑡3 = 𝑇𝑆

(5-8)

Equation 5-8 can be further simplified by

L(𝑡1 , 𝑡2 , 𝑡3 , 𝑡3 ) = 𝑔(𝑡1 , 𝑡2 , 𝑡3 ) + 𝜆(2𝑡1 + 2𝑡2 + 𝑡3 − 𝑇𝑆 )

(5-9)

Where, 𝜆 is weigh factor, 0 < 𝜆 < 1.
To solve t1, t2 and t3, derivation can be applied to equation 5-9 and expressed by

𝑑𝐿
𝑑𝑡1
𝑑𝐿
𝑑𝑡2
𝑑𝐿

=0
=0

{𝑑𝑡3 = 0

Besides, t1, t2, t3 and t4 all should meet the requirement that
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(5-10)

0 ≤ 𝑡1 ≤ 𝑇𝑆
{0 ≤ 𝑡2 ≤ 𝑇𝑆
0 ≤ 𝑡3 ≤ 𝑇𝑆

(5-11)

Cases where 𝑡1 < 0 may happen according to equation 5-10. Thus, it is necessary to optimize
these action times. If 𝑡1 < 0 occurs, action times can be optimized by
t1∗ = 0
t ∗2 =

t2

(5-12)

t2 +t3 +t1
t3

∗
{t 3 = t2+t3+t1

5.4 Simulation
To verify the effectiveness of the proposed method, simulation on Matlab/Simulink is carried
out. The specifications and parameters used for simulation are shown in table 5-1.

Table 5- 1 Simulation specifications
Vdc

80V

Capacitor C1, C2

470𝜇𝐹

Inductors LA, LB, LC

4mH

Resistor RA, RB, RC

12𝛺

Sampling frequency

10kHz
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Voltage(1V/div)

Vc1
Vc2
Vc2

Time(0.5s/div)

Current(0.005A/div)

(a)

ia

ib

ic

Time(0.01s/div)
(b)
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Vc

Voltage(10V/div)

Vb

Time(0.05s/div)
(c)
Fig. 5- 1 Simulation for MPC strategy with balanced neutral-point potential and Sa1 fault: (a)
neutral-point potential; (b) phase currents; (c) phase voltages

It can be seen that the neutral-point potential has smaller fluctuation between 30.1V and 29.9V,
when Sa1 fault occurs. Compared with the result shown in Fig. 4-5 in chapter 4, the proposed
MPC strategy has better performance. The current waveforms in Fig. 5-1(b) show no distortion,
and phase voltages in Fig. 5-1(c) is smooth and has three levels, 0V, 30V and -30V.

In actual engineering environment, the unbalanced load or the different parameters of the
switching devices can cause the unbalanced state of the neutral-point potential. When these
cases occur, they will also considerably reduce the performance of the inverter. To further
verify the effectiveness of the proposed method, another simulation that both unbalanced
neutral-point potential and Sa1 fault occur is carried out. Table 5-2 shows the specifications
and parameters.
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Table 5- 2 Simulation specifications
Vdc

80V

Vc1

33V

Vc2

27V

Capacitor C1, C2

470𝜇𝐹

Inductors LA, LB, LC

4mH

Resistor RA, RB, RC

10𝛺

Sampling frequency

10kHz

Voltage(1V/div)

Vc1

Vc2

Time(0.5s/div)

(a)
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Current(0.005A/div)

ia

ib ic

Time(0.01s/div)
(b)

Vc

Voltage(10V/div)

Vb

Time(0.05s/div)
(c)
Fig. 5- 2 Simulation for MPC strategy with unbalanced neutral-point potential and Sa1 fault:
(a) neutral-point potential; (b) phase currents; (c) phase voltages

It can be seen in Fig. 5-2(a) that the difference of the neutral-point potential is 6V at the
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beginning. When the proposed method is added to the system, it takes about 1.2s to make the
neutral-point potential balanced and fluctuate between 30.1V and 29.9V. The current
waveforms and phase voltages also show no distortion even though both Sa1 fault and
unbalanced neutral-point potential occur at the same time.

5.5 Conclusion
This chapter introduces the basic principle of MPC strategy. Simulation for Sa1 fault and
unbalanced neutral-point potential are carried out to verify that the proposed method can
improve the performance of NPC three-level inverter even though inverter is in worse case.
And the simulation also proves that the proposed method can reduce the fluctuation of neutralpoint potential.

47

Chapter 6 Conclusion
This thesis is mainly to introduce the control strategy for NPC three-level inverter to improve
its performance. The main work of this thesis can be concluded as follows:

Firstly, the common principle for NPC three-level inverter is introduced and simulation for the
inverter is carried out to show its performance under normal situation. However, in actual
engineering environment, there are more cases, like open-circuit fault and unbalanced neutralpoint potential.

Secondly, this thesis proposes one method to detect whether faults occurs and identify to which
switching device faults occur. The first step of the proposed method is to detect the faulty leg
based on the characteristic that when one fault occurs, the magnitude of the average value for
the upper part of the output currents is unequal to that of the lower part. According to this, the
faulty leg can be identified. Then, fault occurring to different switching devices will cause
distortion of the output currents and the average value of the distortion is smaller compared
with other parts of the currents. According to this fact, the faulty switching device can be
identified. The simulation verifies that the proposed method can diagnose faults. However, it
is far from enough because in actual engineering environment, before faulty device is replaced,
more measurements should be taken do reduce the loss.

Thirdly, this thesis proposed a fault tolerance control strategy for faulty cases. The faulty
switching device can cause that some voltage space vectors can’t work as usual. While, small
voltage space vectors can be replaced by other small vectors with the same effectiveness. The
replacement of the certain vectors is applied to suppress the negative effect of the faulty
switching device. The simulation also carried out to verify this method.
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Finally, though the proposed fault tolerance control strategy can suppress the distortion of
output currents, the fluctuation of neutral-point potential is too large. Thus, a Model Prediction
Control strategy is introduced to overcome this drawback. This proposed algorithm is to take
the difference of the neutral-point potential into calculation and accurate action times of space
vectors are used to suppress the too large fluctuation. Besides that, unbalanced neutral-point
potential is added to the faulty case to verify the capacity of this method.
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